eSilicon.jpg
eSilicon to debut AI Accelerator software and a new chiplet model at Hot Chips 2019
August 15, 2019 09:10 ET | eSilicon Corporation
New software maps high-level AI workloads to eSilicon’s neuASIC modular AI ASIC IP platform SAN JOSE, Calif., Aug. 15, 2019 (GLOBE NEWSWIRE) -- What eSilicon, an independent provider of...
SEMI_ESD Alliance Logo.png
ES Design West Opens July 9 with Exhibit Floor Showcasing Companies that Span Entire Electronic System Design Ecosystem
July 01, 2019 11:00 ET | ESD Alliance
MILPITAS, Calif., July 01, 2019 (GLOBE NEWSWIRE) -- The exhibit floor at ES Design West will be a showplace of companies that span the entire electronic system design ecosystem including IP, EDA,...
Breker.png
MEDIA ALERT: Jim Hogan Leads “Are We Experiencing a Renaissance in Chip Design and EDA?” Panel Discussion During ES Design West
June 27, 2019 11:00 ET | Breker Verification Systems
SAN JOSE, Calif., June 27, 2019 (GLOBE NEWSWIRE) -- WHO: Jim Hogan, Silicon Valley venture capitalist, software and executive managing partner of Vista Ventures, LLC.WHAT: Leads a panel discussion...
IBM’s Q Computer
What to Make of the ‘Quantum Advantage’ at SEMICON West?
June 25, 2019 19:33 ET | SEMICON West
IBM demos its model of the bleeding-edge Q Computer, while the Quantum Economic Development Consortium lays out first steps toward creation of a Quantum Industry RoadmapDean Kamen introduces quantum...
SEMI_ESD Alliance Logo.png
ES Design West Features “Meet the Experts,” TechTALK Highlighting Commercial Achievements of Electronic System Design
June 20, 2019 11:00 ET | ESD Alliance
MILPITAS, Calif., June 20, 2019 (GLOBE NEWSWIRE) -- The ES Design West SMART Design Pavilion features a series of system-centric “Meet the Experts” sessions Tuesday through Thursday, July 9-11, in...
eSilicon.jpg
eSilicon, Samtec and Wild River Technology Offer High-Performance Communications Webinar
June 20, 2019 02:00 ET | eSilicon Corporation
SAN JOSE, Calif., June 20, 2019 (GLOBE NEWSWIRE) -- eSilicon, Samtec and Wild River Technology will collaborate to present a webinar that details what is required to deliver high-performance...
eSilicon.jpg
eSilicon to Participate in Panel Discussion on Chiplet Design Experience at a Workshop presented by the Open Compute Project (OCP)
June 06, 2019 18:10 ET | eSilicon Corporation
SAN JOSE, Calif., June 06, 2019 (GLOBE NEWSWIRE) -- What Chiplet design experience panelA portion of the ODSA workshop will focus on chiplets in three areas: (1) building a proof-of-concept,...
eSilicon.jpg
Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It’s Possible!
May 29, 2019 02:00 ET | eSilicon Corporation
SAN JOSE, Calif., May 29, 2019 (GLOBE NEWSWIRE) -- Google and eSilicon will present eSilicon’s journey to ASIC and IP design in the cloud. What EDA in the Cloud? Yes, It’s Possible! We often hear...
eSilicon.jpg
eSilicon Technical Advisory Board Members Win Facebook Research Award
May 28, 2019 02:00 ET | eSilicon Corporation
SAN JOSE, Calif., May 28, 2019 (GLOBE NEWSWIRE) -- eSilicon, a leading provider of FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, announced today that two of its...
eSilicon.jpg
ESD Alliance CEO Outlook 2019: eSilicon CEO Jack Harding to Participate
May 15, 2019 08:00 ET | eSilicon Corporation
SAN JOSE, Calif., May 15, 2019 (GLOBE NEWSWIRE) -- eSilicon CEO Jack Harding will comment on the state of the application-specific integrated circuit (ASIC) market. What ESD Alliance CEO Outlook...