Baum Licenses Verific's Parser Platforms
26 sept. 2017 11h00 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - Sep 26, 2017) - Baum, a leader in power analysis solutions, today became the newest licensee of Verific Design Automation, the recognized leader of SystemVerilog, VHDL...
Verific Acquires INVIO Platform from Invionics Software
12 juin 2017 11h00 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - Jun 12, 2017) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF Parser Platforms in production and development use throughout the...
Verific Signs Licensing Agreement with Functional Safety Solutions Provider Austemper Design Systems
23 mai 2017 11h15 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - May 23, 2017) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF Parser Platforms in production and development use throughout the...
Verific Adds UPF Elaborator to Comprehensive Parser Platform Portfolio
16 mai 2017 11h00 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - May 16, 2017) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and Unified Power Format (UPF) Parser Platforms in production and development use...
Robert M. Gardner, Verific Design Automation and Missing Link Electronics Board Member, Former EDA Consortium Executive Director, Dead at 74
12 avr. 2017 19h36 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - Apr 12, 2017) - Robert M. Gardner, a resident of San Jose, Calif., died April 11 at the age of 74 after a short illness.
Mr. Gardner was member of the Board of...
Verific to Showcase Three Design Automation Startups With Safety-Features Insertion, Low-Power, Hardware Security Analysis Offerings in Its DAC Booth
24 mai 2016 11h30 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - May 24, 2016) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF parsers, will showcase startup ventures Austemper Design, Innergy Systems...
Two More Verific Licensees Achieve Successful Exits
12 mai 2016 11h00 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - May 12, 2016) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF parsers, today announced that two of its longtime customers joined a...
Longtime Verific Customer S2C Upgrades to SystemVerilog
19 avr. 2016 11h00 HE
|
Verific Design Automation
ALAMEDA, CA--(Marketwired - Apr 19, 2016) - Verific Design Automation, the recognized leader of SystemVerilog, VHDL and UPF parsers used throughout the semiconductor industry, announced today S2C,...
Verific Design Automation's Board Member Honored With DATE Fellow Award
09 mars 2016 10h00 HE
|
Verific
ALAMEDA, CA--(Marketwired - Mar 9, 2016) - Robert Gardner, longtime member of the Verific Design Automation Board of Directors, will be presented with the yearly DATE Fellow Award by the Design,...
Verific Design Automation's Parser Platform Integrated With Tortuga Logic's Hardware Security Design and Analysis Toolkit
20 oct. 2015 11h00 HE
|
Verific
ALAMEDA, CA--(Marketwired - Oct 20, 2015) - Tortuga Logic, transforming the way hardware designers and system architects test the security of hardware design, has licensed the Parser Platform from...